Real-Time Graphics Architecture

Kurt Akeley

Pat Hanrahan


http://www.graphics.stanford.edu/courses/cs448a-01-fall


Nuts and Bolts


Some hardware background


CS448 Lecture 3


Kurt Akeley, Pat Hanrahan, Fall 2001















































CS448 Lecture 3


Kurt Akeley, Pat Hanrahan, Fall 2001





From: Digital Systems Engineering, Dally and Poulton				
Parameter	Current Value	Yearly Factor	Years to Double (Half)	
Moore's Law (grids on a die)**	1 B	1.49	1.75	
Gate Delay	150 pS	0.87	(5)	
Capability (grids / gate delay)		1.71	1.3	
Device-length wire delay		1.00		
Die-length wire delay / gate delay		1.71	1.3	
Pins per package	750	1.11	7	
Aggregate off-chip bandwidth		1.28	3	





























Circuit Descri	ation	Gates	Growth
			Growen
1-bit register file (1 read	1 write)**	2	n
24-bit fast integer adder		1000	n log(n)
24-bit integer multiplier		4000	n ²
32-bit IEEE adder		4000	
32-bit IEEE multiplier		5000	
Microprocessor core		~50000	
** Multi-port register is wire lin	ited		

